SOURCE: Plunify

March 09, 2015 11:00 ET

REMINDER: Media Alert: Plunify to Host "Got FPGA Timing Closure Problems?" Webinar March 10

Meant for FPGA Designers, Project Leaders, Engineering Managers Creating FPGA Designs With Timing Closure Problems

LOS ALTOS, CA--(Marketwired - Mar 9, 2015) -

WHO: Plunify® Pte. Ltd., provider of groundbreaking field programmable gate array (FPGA) software

WHAT: Will host the "Got FPGA Timing Closure Problems?" webinar to showcase InTime's ability to solve timing closure and explain the newly announced "Results-Based" pricing model for FPGA design optimization services

WHEN: Tuesday, March 10, at 10 a.m. P.D.T.

WHERE: To register, go to: http://tiny.cc/7gv5tx

The webinar is meant for FPGA designers, project leaders and engineering managers creating FPGA designs with timing closure symptoms and problems. It will show examples of the typical causes of FPGA timing closure issues and describe how machine learning tools such as InTime solve these timing closure problems without changing the register transfer level (RTL) source code. A live demo will give attendees the opportunity to interact with Plunify's InTime timing closure tool.

About Plunify

Solutions from Plunify® Pte. Ltd. enable semiconductor chip designers to shorten product time to market and reduce development costs with no disruption to existing workflows. Its EDAxtend™ cloud platform and InTime™ timing closure tool help electronics companies meet FPGA design performance targets and significantly reduce their products' time to market. For more on Plunify's products, visit www.plunify.com.

Plunify is a registered trademark of Plunify Pte. Ltd. EDAxtend and InTime are trademarks of Plunify. Plunify acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

Contact Information

  • For more information, contact:
    Nanette Collins
    Public Relations for Plunify
    (617) 437-1822
    Email Contact